http://www.mcg.mot.com/literature IN-3
I
N
D
E
X
DMA continued
Interrupt Control Register, IP2 chip 4-35
Local Bus Address Counter, IP2 chip
4-40
Status Register, IP2 chip 4-34
Table Address Counter, IP2 chip 4-42
transfers 2-12
DMAC
byte counter 2-61
command packets 2-53
Control Register 1 (bits 0-7) 2-56
Control Register 2 (bits 0-7) 2-59
Control Register 2 (bits 8-15) 2-57
interrupter 2-19
local bus address counter 2-60
LTO error 1-53
off-board error 1-53
parity error 1-52
registers 2-53
Status Register 2-64
TEA, cause unidentified 1-54
VMEbus address counter 2-60
VMEbus error 1-52
VMEbus requester 2-13
documentation A-1
double bit error (cycle type = burst read or
non-burst read) 5-5
double bit error (cycle type = non-burst write)
5-6
double bit error (cycle type = scrub) 5-7
DRAM 1-3
DRAM
and SRAM Memory Controller
Registers 3-25
Control Register 3-45, 5-18
memory controller, MC2 chip 3-5
Parity Error Interrupt Control Register
3-22
performance 3-6
size control bit encoding 3-27, 3-28
Space Base Address Register 3-25
Space Size Register 3-26
DRAM/SRAM Options Register 3-27
DTACK 2-9
Dummy Register 0 5-16
Dummy Register 1 5-17
DWB pin 2-8
E
ECC 5-4
edge-sensitive interrupters 2-18
edge-sensitive interrupts 2-75
ending address register 2-27, 2-38
EPROM socket 1-3
EPROM/Flash interface 3-2
EPROM/Flash sizing
200/300-Series 1-11
400/500-Series 1-13
errata sheets, chip 1-21
Error Address (Bits 15-8) 5-33
Error Address (Bits 23-16) 5-33
Error Address (Bits 31-24) 5-32
Error Address (Bits 7-4) 5-33
error conditions 1-50
Error Logger Register 5-31
error logging, ECC 5-7
error reporting 5-5
as a local bus master 4-7
as a local bus slave 4-7
IndustryPack 4-8
IP2 chip 4-7
error sources, local 1-48
Error Syndrome Register 5-34
Ethernet address 1-44
Ethernet LAN memory map 1-38
Ethernet transceiver interface 1-3
examples
generating tick timer periodic interrupt
B-1
IP 16-bit memory space 4-47
IP 32-bit I/O space 4-50
IP 32-bit memory space 4-48
IP 8-bit memory space 4-46
IP I/O space 4-49
Comments to this Manuals