1-8 Computer Group Literature Center Web Site
Board Description and Memory Maps
1
Programming Model
Memory Maps
The following sections describe the memory maps for the MVME2400
series.
Processor Memory Maps
The Processor memory map is controlled by the Hawk ASIC. The Hawk
ASIC has flexible programming Map Decoder registers to customize the
system to fit many different applications.
Comments to this Manuals