Motorola DSP56305 User Manual Page 68
- Page / 112
- Table of contents
- BOOKMARKS
Rated. / 5. Based on customer reviews
Instruction Cache and Memory Features
The Instruction Cache
MOTOROLA Optimizing DSP56300/DSP56600 Applications 5-7
controlled by the user. In a program segment that advances
consecutively (no change of flow), the fetches will be done in groups
of four, initiated by instructions with addresses ending with “00”.
The following example is of a program that uses the same DRAM
for the program and the data. The DRAM has 2 wait states for
in-page access and 8 wait states for out-of-page access. The data
pointers R0,R4,R1 all point to addresses in the same DRAM page,
but a different page than the one where the program instructions
are stored.
The code is a benchmark of [1x3][3x3] matrix multiplication, from
the
DSP56300 Family Manual
, Appendix C. Below are the general
initialization instructions:
move #MAT_A,r0 ;[1x3] matrix
move #MAT_B,r4 ;[3x3] matrix
move #MAT_X,r1 ;[1x3] output matrix
move #2,m0 ;Modulo 3
move #8,m4 ;Modulo 9
move m0,m1 ;Modulo 3
Table 5-2 shows the example program and the relevant cycle count.
In the external access columns, “po” and “pi” designate out-of-page
or in-page program fetches, while “do” and “di” designate
out-of-page or in-page data accesses, respectively.
Table 5-2 Cycle Count Example With and Without Burst Mode
No Instruction
Burst Mode
Disabled
Burst Mode
Enabled
External
Accesses
Cyc
External
Accesses
Cyc
i0 nop 1po 9 1po,3pi 15
i1 move x:(r0)+,x0 y:(r4)+,y0 1pi 3 -
i2 mpy x0,y0,a x:(r0)+,x0 y:(r4)+,y0 1pi 3 -
i3 mac x0,y0,a x:(r0)+,x0 y:(r4)+,y0 1pi 3 1do,1di 12
i4 macr x0,y0,a x:(r0)+,x0 y:(r4)+,y0 1do,1di,1po 21 2di,1po,3pi 24
i5 mpy x0,y0,b x:(r0)+,x0 y:(r4)+,y0 1do,1di,1po 21 1do,1di 12
i6 move a,y:(r1)+ 1do,1di,1po 21 2di 6
i7 mac x0,y0,b x:(r0)+,x0 y:(r4)+,y0 1do,1di,1po 21 2di 6
i8 macr x0,y0,b x:(r0)+,x0 y:(r4)+,y0 1do,1di,1po 21 2di,1po,3pi 24
i9 mpy x0,y0,a x:(r0)+,x0 y:(r4)+,y0 1do,1po 18 1do 9
i10 move b,y:(r1)+ 1do,1di,1po 21 2di 6
- DSP56300/DSP56600 1
- Digital Signal 1
- Processors 1
- TABLE OF CONTENTS 2
- LIST OF FIGURES 6
- LIST OF TABLES 7
- INTRODUCTION 8
- 1.2 DSP56600 CORE FAMILY 9
- Table 1-1 11
- Introduction 12
- Description and Use 13
- Application Note Structure 14
- 1.4.3 Appendixes 15
- DATA OPERATIONS 16
- DSP56300 Family Manual 21
- 2.3 THE MAX INSTRUCTION 22
- 2.4 USING THE BARREL SHIFTER 23
- Data Operations 24
- Using the barrel shifter 24
- DSP56300 26
- DSP56600 Family 26
- Double precision arithmetic 27
- INSTRUCTIONS 28
- PROGRAM CONTROL 30
- Program Control 31
- Hardware Loops 31
- 3.2 THE HARDWARE STACK 32
- DSP56600 Family Manuals 35
- 3.3 USING THE STACK EXTENSION 36
- Using the Stack Extension 37
- EXTENSION 39
- Conditional DALU Instructions 40
- 3.6 PC RELATIVE INSTRUCTIONS 42
- DSP56600 Family Manual 43
- 3.7 USING FAST INTERRUPTS 46
- Using Fast Interrupts 48
- USING THE DMA 50
- Using the DMA 51
- Using Slow, Low-Cost Memories 54
- 4.4 SERVICING A PERIPHERAL 55
- Servicing a Peripheral 56
- Section 5 62
- 5.1 THE INSTRUCTION CACHE 62
- 5.1.1 Cache Sectors 64
- The Instruction Cache 65
- 5.1.3 Cache Burst Mode 67
- 5.2 MEMORY SWITCH 70
- Memory Switch 71
- 5.3 USING THE BOOTSTRAP ROM 72
- Using the Bootstrap ROM 73
- PIPELINE INTERLOCKS 74
- Pipeline Interlocks 75
- Data ALU Pipeline Interlocks 75
- DSP56000 Family Manual 76
- INTERLOCKS 80
- Interlocks 80
- 6.3 STACK EXTENSION DELAYS 81
- Interlocks? 83
- COMPACT OPCODE USE 86
- Instructions 87
- Compact Opcode Use 89
- Cycle Count of an Instruction 89
- 7.2 ADDRESSING MODES 90
- 7.2.2 Short Addressing Mode 91
- 7.2.3 Short Immediate Mode 91
- 7.2.5 Register Addressing 92
- 7.2.6 Word Count 92
- 7.3 PERIPHERAL ADDRESSING 92
- 7.4 SPECIAL INSTRUCTIONS 93
- 7.4.1 Dual Data Spaces 93
- 7.4.3 Clearing Registers 94
- Special Instructions 95
- SAVING POWER 96
- A.1.2 Stop Standby Mode 97
- A.1.3 Low-Power Clock Divider 97
- Saving Power 98
- Disabling Functional Blocks 98
- DEBUG AND TEST SUPPORT 100
- B.2 JTAG PORT FEATURES 101
- B.3 ADDRESS TRACING 102
- Debug and Test Support 103
- Address Tracing 103
- USING THE PROFILER 104
- C.3 THE PROFILING REPORT 105
- C.3.1 Basic Report 105
- C.3.2 Symbol Report 106
- Using the Profiler 107
- C.3.4 Code Coverage Report 108
- C.3.5 Basic Subroutine Report 109
- C.3.8 Subroutine Call Report 111
- C.4 USING THE PROFILE REPORT 111
- How to reach us: 112
Related products and manuals for Processors Motorola DSP56305
Processors Motorola MC68306 User Manual
(93 pages)
(93 pages)
Processors Motorola MC68302 User Manual
(6 pages)
(6 pages)
Processors Motorola CPU32 User Manual
(646 pages)
(646 pages)
Processors Motorola MVME712-12 Service Manual
(210 pages)
(210 pages)
Processors Motorola MC68302 User Manual
(6 pages)
(6 pages)
Processors Motorola DSP56305 User Manual
(47 pages)
(47 pages)
Processors Motorola MC68328 User Manual
(198 pages)
(198 pages)
Processors Motorola MC68328 User Manual
(6 pages)
(6 pages)
Processors Motorola MC68306 User Manual
(8 pages)
(8 pages)
Processors Motorola MC68340 User Manual
(57 pages)
(57 pages)
Processors Motorola MC68306 User's Guide
(89 pages)
(89 pages)
Processors Motorola DSP56800 Specifications
(28 pages)
(28 pages)
Processors Motorola CPU32 User's Guide
(205 pages)
(205 pages)
Processors Motorola DSP56303 User Manual
(4 pages)
(4 pages)
Processors Motorola DSP56000 User Manual
(354 pages)
(354 pages)
© 2020, manymanuals.com. All rights reserved. | 1.367 s |
Manymanuals.com
Manymanuals.de
Manymanuals.fr
Manymanuals.it
Manymanuals.pl
Manymanuals.cz
Manymanuals.es
Manymanuals-pt.com
Comments to this Manuals