Motorola MVME2300 Series User Manual Page 117
- Page / 282
- Table of contents
- BOOKMARKS
Rated. / 5. Based on customer reviews
Raven Registers
http://www.motorola.com/computer/literature 2-47
2
REN Read Enable. If set, the corresponding MPC slave is
enabled for read transactions.
WEN Write Enable. If set, the corresponding MPC slave is
enabled for write transactions.
WPEN Write-Post Enable. If set, write-posting is enabled for the
corresponding MPC slave.
IOM PCI I/O Mode. If set, the corresponding MPC slave will
generate PCI I/O cycles using spread addressing as
defined in the section on Generating PCI Memory and I/O
Cycles. When clear, the corresponding MPC slave will
generate PCI I/O cycles using contiguous addressing.
General-Purpose Registers
These general-purpose read/write registers are provided for inter-process
message passing or general-purpose storage. They do not control any
hardware.
PCI Registers
The PCI Configuration registers are compliant with the configuration
register set described in the PCI Local Bus Specification, Revision 2.0.
The CONFIG_ADDRESS and CONFIG_DATA registers described in
this section are accessed within PCI I/O space.
Address GPREG0 (Upper) - $FEFF0070
GPREG0 (Lower) - $FEFF0074
GPREG1 (Upper) - $FEFF0078
GPREG1 (Lower) - $FEFF007C
Bit
0123456789
1
0
1
1
1
2
1
3
1
4
1
5
1
6
1
7
1
8
1
9
2
0
2
1
2
2
2
3
2
4
2
5
2
6
2
7
2
8
2
9
3
0
3
1
Name GPREGx
Operation R/W
Reset $00000000
- Programmer’s Reference 1
- Safety Summary 3
- Flammability 4
- EMI Caution 4
- Lithium Battery Caution 4
- Contents 7
- List of Figures 15
- List of Tables 17
- About This Manual 19
- Summary of Changes 20
- Overview of Contents 21
- Comments and Suggestions 21
- 1Board Description and Memory 25
- Summary of Features 26
- System Block Diagram 27
- PCI Memory Maps 37
- Configuration 39
- VMEbus Mapping 44
- PCI Memory 46
- Processor 46
- ISA Space 46
- PCI I/O Space 46
- System External Cache 48
- Control Register 48
- CPU Control Register 48
- SYSXC P0STAT P1STAT 49
- ISA Local Resource Bus 55
- 0s (jumpers on 56
- VME Registers 61
- Z8536 CIO Port Pins 68
- PCI devices to reside 75
- PCI Interface 80
- ❏ Memory and I/O 91
- ❏ Configuration 91
- ❏ Special Cycle 91
- ❏ Interrupt Acknowledge 91
- Endian Conversion 95
- Error Handling 98
- Transaction Ordering 99
- Raven Registers 100
- Raven PCI Bridge ASIC 108
- Attribute (3) Registers 114
- PCI Registers 117
- PSADD0 - $80 124
- 0,1,2 and 3) Registers 125
- PSATT0/PSOFF0 - $84 125
- $CF8 $CF9 $CFA $CFB 126
- $CFB $CFA $CF9 $CF8 126
- $CFC $CFD $CFE $CFF 127
- 2Raven PCI Bridge ASIC 128
- 0Raven Registers 128
- $CFF $CFE $CFD $CFC 129
- Raven Interrupt Controller 130
- Block Diagram Description 135
- MPIC Registers 139
- IPI 0 - $010A0 146
- Timer 0 - $01100 148
- Timer 0 - $01110 148
- Timer 0 - $01120 149
- Timer 0 - $01130 150
- Int Src 0 - $10000 151
- Int Src 0 - $10010 152
- Processor 0 $20080 155
- Processor 0 $200A0 156
- Processor 0 $200B0 156
- Programming Notes 157
- Architectural Notes 161
- 3Falcon ECC Memory Controller 163
- Chip Set 163
- Block Diagrams 164
- 1902 9609 166
- Functional Description 167
- PowerPC 60 173
- Bus Interface 173
- ×[64+8]) 174
- DRAM Tester 176
- ROM/Flash Interface 176
- Table 3-8. PowerPC 60 178
- Table 3-9. PowerPC 60 179
- Refresh/Scrub 180
- DRAM Arbitration 182
- Chip Defaults 182
- Programming Model 183
- Upper FALCON 184
- Lower FALCON 184
- MPC60x Master 184
- 1905 9609 186
- 1907 9609 188
- 1908 9609 188
- Register Summary 189
- Table 3-10. Register Summary 190
- EXTERNAL REGISTER SET 192
- READ/WRITE 212
- Software Considerations 215
- Sizing DRAM 216
- Table 3-18. Sizing Addresses 218
- Table 3-19. PowerPC 60 218
- ECC Codes 219
- Data Paths 222
- Introduction 225
- Features 225
- Block Diagram 227
- VMEbus Interface 228
- PCI Bus Interface 229
- Interrupter 230
- DMA Controller 231
- Universe (VMEbus to PCI) Chip 232
- Universe Register Map 233
- Register Name 234
- LSI0_TO 234
- LSI1_TO 235
- LSI2_TO 235
- LSI3_TO 235
- Examples 240
- 5Programming Details 245
- Programming Details 246
- RavenMPIC 247
- 8259 Interrupts 248
- Interrupt Handling 249
- ISA DMA Channels 251
- Exceptions 252
- Soft Reset 253
- Endian Issues 255
- PCI Local Bus 255
- 60X System Bus 255
- Processor/Memory Domain 257
- Role of the Raven ASIC 257
- PCI Domain 257
- Role of the Universe ASIC 258
- VMEbus Domain 258
- ROM/Flash Initialization 259
- ARelated Documentation 261
- Manufacturers’ Documents 262
- Related Specifications 264
- Glossary 267
- Numerics 275
- 1 and 2) 280
Related products and manuals for Processors Motorola MVME2300 Series
Processors Motorola MVME712A/D3 Service Manual
(168 pages)
(168 pages)
Processors Motorola MC68306 User Manual
(22 pages)
(22 pages)
Processors Motorola MC68VZ328 User Manual
(376 pages)
(376 pages)
Processors Motorola MVME712AM Installation Guide
(176 pages)
(176 pages)
Processors Motorola MVME1X7P Service Manual
(108 pages)
(108 pages)
Processors Motorola MVME197DP Installation Guide
(102 pages)
(102 pages)
Processors Motorola DSP56305 User Manual
(112 pages)
(112 pages)
Processors Motorola MC68306 User Manual
(93 pages)
(93 pages)
Processors Motorola MC68302 User Manual
(6 pages)
(6 pages)
Processors Motorola CPU32 User Manual
(646 pages)
(646 pages)
Processors Motorola MVME712-12 Service Manual
(210 pages)
(210 pages)
Processors Motorola MC68302 User Manual
(6 pages)
(6 pages)
Processors Motorola DSP56305 User Manual
(47 pages)
(47 pages)
© 2020, manymanuals.com. All rights reserved. | 1.396 s |
Manymanuals.com
Manymanuals.de
Manymanuals.fr
Manymanuals.it
Manymanuals.pl
Manymanuals.cz
Manymanuals.es
Manymanuals-pt.com
Comments to this Manuals