Motorola ColdFire MCF5282 User Manual Page 20

  • Download
  • Add to my manuals
  • Print
  • Page
    / 104
  • Table of contents
  • BOOKMARKS
  • Rated. / 5. Based on customer reviews
Page view 19
1-8 M5282EVB User’s Manual
PRELIMINARY—SUBJECT TO CHANGE WITHOUT NOTICE
Support Logic
1.2.6.2 Reset Vector Mapping
Asserting the reset input signal to the processor causes a reset exception. The reset exception has
the highest priority of any exception; it provides for system initialization and recovery from
catastrophic failure. Reset also aborts any processing in progress when the reset input is
recognized. Processing cannot be recovered.
The reset exception places the processor in the supervisor mode by setting the S-bit and disables
tracing by clearing the T bit in the SR. This exception also clears the M-bit and sets the processors
interrupt priority mask in the SR to the highest level (level 7). Next, the VBR is initialized to zero
(0x00000000). The control registers specifying the operation of any memories (e.g., cache and/or
RAM modules) connected directly to the processor are disabled.
Once the processor is granted the bus, it then performs two longword read bus cycles. The first
longword at address 0 is loaded into the stack pointer and the second longword at address 4 is
loaded into the program counter. After the initial instruction is fetched from memory, program
execution begins at the address in the PC. If an access error or address error occurs before the first
instruction is executed, the processor enters the fault-on-fault halted state.
The Memory that the MCF5282 accesses at address 0 is determined at reset by sampling D[19:18].
1.3 Support Logic
1.3.1 Reset Logic
The reset logic provides system initialization. Reset occurs during power-on or via assertion of the
signal RESET
which causes the MCF5282 to reset. RSTI is triggered by the reset switch (SW2)
which resets the entire processor/system.
dBUG configures the MCF5282 microprocessor internal resources during initialization. The
contents of the exception table are copied to address 0x0000_0000 in the SDRAM. The Software
Table 1-2. JP 6 - CS0 Settings
JP6 CS0 CS1
Across 1&2, 3&4 External Flash External SRAM
Across 1&3, 2&4 External SRAM External Flash
Table 1-3. D[19:18] External Boot Chip Select Configuration
D[19:18]
Boot Device/Data Port
Size
00
Internal (32-bit)
01
External (16-bit)
10
External (8-bit)
11
External (32-bit)
Page view 19
1 2 ... 15 16 17 18 19 20 21 22 23 24 25 ... 103 104

Comments to this Manuals

No comments