Memory Maps and Addresses
CPCI-6200 Installation and Use (6806800J66C)
170
The prescaler provides the clock required by each of the four timers. The input clock to the
prescaler is 25 MHz. The default value is set for $E7 which gives a 1 MHz reference clock for a
25 MHz input clock source.
7.4.27.2 Control Registers
Tick Timer 1 Control Register–0xF202_0010 (32 bits)
Tick Timer 2 Control Register–0xF202_0020 (32 bits)
Tick Timer 3 Control Register–0xF202_0030 (32 bits)
Tick Timer 4 Control Register–0xF202_0040 (32 bits)
Table 7-54 Tick Timer Control Registers
Bit Field Operation Reset
31:11 RSVD R 0
10 INTS R 0
9CINT R/W0
8EN_INTR/W0
7OVF R 0
6
5
4
3RSVDR 0
2COVFR/W0
1COC R/W0
0ENC R/W0
Table 7-55 Tick Timer Control Field Definition
RSVD Reserved
INTS Interrupt Status
CINT Clear Interrupt
Comments to this Manuals